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1.	 INTRODUCTION
A circuit for interfacing the JOLT(TM) microprocessor used in the Ohio University
Navigation Receiver Base to four digital displays has been designed and fabricated. This
circuit will take data from the microprocessor, which has been software-decoded, and dis-
play it on four seven-segment displays. Because the data is decoded in the microprocessor,
not only numbers can be displayed, but also certain letters and other combinations of
segments that might be desired.
11.	 CIRCUIT DESCRIPTION
Each digit can be addressed as if it were a memory location. This is similar to a
memory-mapped output port. Since this is used as on output port to display data, data
can only be stored and not read back. The addresses for the four digits are BOXX, B1XX,
B2XX, and B3XX. As shown in the logic diagram, Figure 1, the most significant four
address bits are decoded by on inverter and a NAND gate. This output, two inverters, and
the R/W pulse are used as inputs to the NOR gates. The outputs strobe latches for data
from the microcomputer bus. Since only one latch can be stored with a single store in-
struction, four store instructions are needed to fill the latches. The four DM8865 I. C.'s
are used as drivers for the L. E. D. seven-segment displays.
There is an input from a switch on the front panel. When the switch is operated
this line goes high causing all latches to be reset. With the latches reset all the segments
in the displays will be on. This feature can be used to clear or test the displays. A slide
switch on the front panel is used to turn off the displays. This is accomplished by switching
off the 5V to the displays.
An auxiliary decoded output from the most significant four address bits is sent to
the keyboard interface (described in NASA TM 50 by Lee Wright) where it is used to
output data to the microcomputer when address BXXX is called. Figure 2 shows the
seven-segment display wiring. Figure 3 shows the actual layout of the board as used
in the Ohio University Microcomputer Navigation Receiver Base.
III.	 TEST PROGRAM
The program described here will take a four-bit hexadecimal and display it on one
of the four displays. Three bits are used to designate which display digit is to be used and
ti display a decimal point. This data is stored in location 0100 as shown in Table 11. The
four-bit hexadecimal number is shifted right, masked off, and loaded into the index register
(X). The two bits specifying the digit number are masked off and effectively added to
8016. This number is loaded into memory location 011 B16 which is the high order byte
of the display address. The bit specifying a decimal point is inverted, masked off, and
inserted into the correct position in the display constant. This result is now in the accumulator
and is stored to the display digit.
The segment coding constants are stored in zero page. The correct constant is
obtained by using the AND instruction in the zero page, X mode. The X register was
loaded with the hexadecimal number earlier in the program.
Figure 4 gives detailed digit and segment address data for reference.
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Figure 1. Display Interface Logic Diagram,
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Figure 2. Display Details
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Figure 3. Circuit Board Layout.
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Address Bus
Digit (digit addressing)
A 15 through A8
1 1011 XXOO
2 MIX=
3 1011XX10
4 1011XX11
Hexadecimal Address
BOXX
B1XX
B2XX
BUX
Digit 1	 Digit 3
A
Data
D0	 - A	 F	 G	 B
D1	 - BD2
	- C
D3 	 - F
D	 - D	 E	 L
D4	- E
D5
	- G
D6	 - DP	 --D— O DP
Logic 1 = segment off
Logic 0 = segment on
Figure 4. Segment Coding and Digit Addressing.
MEMORY LOCATION
Start	 0101 LDA AD 00 01 load A with data
0104 TAY A8 transfer A to Y for later use
0105 LSR 4A I shift right two-bits to position hexadecimal number0106 LSR 4A
0107 AND 29 OF mask off number
0109 TAX AA load index register with number
01 OA TYA transfer data from Y to A
01 O AND 29 03 mask off digit number
OIOD ORA 09 BO odd BO to number
0112 TYA 98 transfer from Y to A
0113 FOR 49 FF invert data
0115 ORA 09 7F mask off decimal point bit
0117 AND 35 00 and with constant
0119 STA 80 XXXX store to display
01 OF STA 81) 1 B 01 store number in display address
Digit	 Contents of Location 0100
1	 XXXXXX00
2	 XXXXXXOI
3	 XXXXXXIO
4	 XXXXXXII
Decimal pt. (bit 7) -1 - ON, 0 = OFF
Figure 5a. Example Programming.
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MEMORY LOCATION
	 CONTENTS
0000 CO0001 F90002 8C0003 A80004 B10005 A20006 820007 F80008 800009 BOOOOA 90OOOB 83OOOC C60001) 89000E 86OOOF 96
Figure 5b. Code Table for BCD-to-7 Segment Decoding.
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Character
Hexadecimal Data
Without Decimal Put. With Decimal Put.
0 CO 40
1 F9 79
2 8C OC
3 A8 28
4 81 31
5 A2 22
6 82 02
7 F8 78
8 80 00
9 BO 30
A 90 10
B 83 03
C C6 46
D 89 09
E 86 06
F 96 16
V C2 40
H 91 11
Blank FF 7F
BF 3F
Table 1. Hexadecimal Equivalent of Character
Display.
-9-
